

WHAT IS CLAIMED IS:

1. In the operation of an embedded processor complex for controlling the programmability of a network processor, the processor complex including a plurality of protocol processor units (PPUs), each PPU containing at least one core language processor (CLP), each CLP having at least two code threads, each PPU utilizing a plurality of coprocessors useful for executing specific tasks for the PPU, and multiple logical coprocessor interfaces to provide access between each CLP and the coprocessors.
2. In the operation according to claim 1, wherein the coprocessors include dedicated coprocessors that support multiple code threads of each CLP.
3. In the operation according to claim 1, wherein the coprocessors are selected from the group including a tree search coprocessor, a checksum coprocessor, a stringcopy coprocessor, an enqueue coprocessor, a datastore coprocessor, a CAB coprocessor, a counter coprocessor and a policy coprocessor.
4. In the operation according to claim 3 further including a coprocessor execution interface arbiter to determine the priority between multiple threads.
5. In the operation according to claim 3 including a coprocessor data interface arbiter that determines the priority between data threads.
6. In the operation according to claim 3 further including a FIFO buffer between each thread and at least one coprocessor.
7. In the operation according to claim 6, wherein the FIFO buffer is between each thread and the counter coprocessor.

009656582-090600

- 1 8. In the operation according to claim 6, wherein the FIFO buffer is between each  
2 thread and the policy coprocessor.
- 1 9. A network processing system including an embedded processor complex for  
2 controlling the programmability of a network processor, said complex  
3 including a plurality of protocol processor units (PPUs), each PPU containing:  
4 at least one core language processor (CLP), each CLP having at least two  
5 code threads;  
6 a plurality of coprocessors for executing specific tasks for the system, and  
7 multiple coprocessor interfaces to access and share the resources of the  
8 coprocessors with each CLP.
- 1 10. The network processing system of claim 9 wherein the coprocessor interfaces are  
2 dedicated to supporting the code threads of each CLP.
- 1 11. The network processing system of claim 10 wherein the coprocessors are selected  
2 from the group including a tree search coprocessor, checksum coprocessor,  
3 stringcopy coprocessor, enqueue coprocessor, datastore coprocessor, CAB  
4 coprocessor, counter coprocessor and policy coprocessor.
- 1 12. The network processing system of claim 10 further including a FIFO buffer  
2 between each thread and at least one of the coprocessors.
- 1 13. The network processing system of claim 12 wherein the FIFO buffer is between  
2 each thread and the counter coprocessor.
- 1 14. The network processing system according to claim 12 wherein the FIFO buffer is  
2 between each thread and the policy coprocessor.
- 1 15. The network processing system of claim 9 including specific operating

2 instructions executed by the threads of the CLPs which result in commands to  
3 control coprocessor operation, which commands flow through the interface  
4 between the CLPs and the coprocessors.

1 16. The network processing system according to claim 15 wherein the instructions  
2 serve to enable conditional execution of specific coprocessor operations.

1 17. The network processing system according to claim 15 wherein the  
2 instructions enable the system to identify long latency events and short latency  
3 events according to the expected response time to access data in response to a  
4 particular coprocessor command, and to grant full control to another thread  
5 when execution of an active thread stalls due to a long latency event, or to  
6 grant temporary control to another thread when execution of an active thread  
7 stalls due to a short latency event.

1 18. A method of controlling the execution of instructions within an embedded  
2 processor complex which contains a plurality of protocol processor units  
3 (PPUs), each protocol processor unit containing at least one core language  
4 processor (CLP), each CLP having at least two code threads, comprising the  
5 use by each PPU of a plurality of coprocessors for executing specific tasks for  
6 the PPUs, and the use of multiple logical coprocessor interfaces to provide  
7 access between the coprocessors and each CLP.

1 19. The method according to claim 18 including the use of dedicated  
2 coprocessors that support the multiple code threads of the PPU.

1 20. The method according to claim 19 wherein one or more of the coprocessors  
2 are selected from the group including a tree search coprocessor, checksum  
3 coprocessor, stringcopy coprocessor, enqueue coprocessor, datastore  
4 coprocessor, CAB coprocessor, counter coprocessor and policy coprocessor.

009060" 2855960

- 1 21. The method according to claim 20 wherein a coprocessor execution interface  
2 arbiter serves to determine the priority between execution threads.
- 1 22. The method according to claim 20 wherein a coprocessor data interface  
2 arbiter serves to determine the priority between data threads.
- 1 23. The method according to claim 20 further including providing a FIFO  
2 buffer between each thread and at least one of the coprocessors.
- 1 24. The method according to claim 23 wherein the FIFO buffer is between each  
2 thread and the counter coprocessor.
- 1 25. The method according to claim 23 wherein the FIFO buffer interface is  
2 between each thread and the policy coprocessor.
- 1 26. The method of claim 18 including the step of providing specific operating  
2 instructions executed by the CLPs which result in commands to control  
3 coprocessor operation, which commands flow through the interface  
4 between the CLPs and the coprocessors.
- 1 27. The method according to claim 26 wherein the operating instructions enable  
2 conditional execution of specific coprocessor operation.
- 1 28. The method according to claim 27 wherein the execution is either direct or  
2 indirect.
- 1 29. The method according to claim 18 including the step of providing  
2 instructions that enable the system to identify long latency events and short  
3 latency events according to the expected response time to a particular

